

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

**(19) World Intellectual Property Organization
International Bureau**



A standard linear barcode is located at the bottom of the page, spanning most of the width. It is used for tracking and identification of the journal issue.

**(43) International Publication Date
18 September 2003 (18.09.2003)**

PCT

**(10) International Publication Number
WO 03/077230 A1**


(51) International Patent Classification ⁷ :	G09G 3/32	(74) Agent: WILLIAMSON, Paul, L.; Internationaal Octrooibureau B.V., Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).		
(21) International Application Number:	PCT/IB03/00524			
(22) International Filing Date:	7 February 2003 (07.02.2003)			
(25) Filing Language:	English			
(26) Publication Language:	English			
(30) Priority Data:				
0205859.2	13 March 2002 (13.03.2002)	GB		
(71) Applicant (for all designated States except US):	KONINKLIJKE PHILIPS ELECTRONICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).			
(72) Inventor; and				
(75) Inventor/Applicant (for US only):	FISH, David, A. [GB/NL]; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).			
(81) Designated States (national):	AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.			
(84) Designated States (regional):	ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).			
Published:				
— with international search report				

Published:
— *with international search report*

[Continued on next page]

(54) Title: ELECTROLUMINESCENT DISPLAY DEVICE

WO 03/077230 A1



(57) Abstract: An active matrix electroluminescent (EL) display device has a switching circuit for each display pixel which has a drive transistor (30) and a cascode transistor (32) in series with the associated EL display element (20). The switching circuit is operable in two modes, a first mode in which an input current is sampled by the drive transistor (30) and a second mode in which the drive transistor drives a current corresponding to the input current through the EL display element (20). This configuration uses the same transistor for current sampling as for current driving, thereby avoiding the need for matched transistors. The cascode transistor increases the output impedance and ensures that no voltage fluctuations pass to the drive transistor, so that a constant current supply is maintained.

P.D030129
FILED BY APPLICANT



For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

DESCRIPTION

ELECTROLUMINESCENT DISPLAY DEVICE

5

The invention relates to electroluminescent display devices, for example using organic LED devices such as polymer LEDs.

Matrix display devices employing electroluminescent, light-emitting, 10 display elements are well known. The display elements may comprise organic thin film electroluminescent elements, for example using polymer materials, or else light emitting diodes (LEDs) using traditional III-V semiconductor compounds. Recent developments in organic electroluminescent materials, particularly polymer materials, have demonstrated their ability to be used 15 practically for video display devices. These materials typically comprise one or more layers of a semiconducting conjugated polymer sandwiched between a pair of electrodes, one of which is transparent and the other of which is of a material suitable for injecting holes or electrons into the polymer layer. An example of such is described in an article by D. Braun and A.J.Heeger in 20 Applied Physics Letters 58(18) p.p. 1982-1984 (6 May 1991).

The polymer material can be fabricated using a CVD process, or simply by a spin coating technique using a solution of a soluble conjugated polymer. Organic electroluminescent materials exhibit diode-like I-V properties, so that they are capable of providing both a display function and a switching function, 25 and can therefore be used in passive type displays. Alternatively, these materials may be used for active matrix display devices, with each pixel comprising a display element and a switching device for controlling the current through the display element.

Organic electroluminescent materials offer advantages in that they are 30 very efficient and require relatively low (DC) drive voltages. Moreover, in contrast to conventional LCDs, no backlight is required.

Display devices of this type have current-addressed display elements, so that a conventional, analogue drive scheme involves supplying a controllable current to the display element. It is known to provide a current source transistor as part of the pixel configuration, with the gate voltage supplied to the current source transistor determining the current through the display element. A storage capacitor holds the gate voltage after the addressing phase.

In this way, the display elements are integrated into an active matrix, whereby each display element has an associated switching circuit which is operable to supply a drive current to the display element so as to maintain its light output for a significantly longer period than the row address period. Thus, for example, each display element circuit is loaded with an analogue (display data) drive signal once per field period in a respective row address period, which drive signal is stored and is effective to maintain a required drive current through the display element for a field period until the row of display elements concerned is next addressed.

An example of such an active matrix addressed electroluminescent display device is described in EP-A-0717446. The conventional kind of active matrix circuitry used in LCDs cannot be used with electroluminescent display elements as such display elements need to continuously pass current in order to generate light whereas the LC display elements are capacitive and therefore take virtually no current and allow the drive signal voltage to be stored in the capacitance for the whole field period. In EP-A-0717446, each switching circuit comprises two TFTs (thin film transistors) and a storage capacitor. The anode of the display element is connected to the drain of the second TFT and the first TFT is connected to the gate of the second TFT which is connected also to one side of the capacitor. During a row address period, the first TFT is turned on by means of a row selection (gating) signal and a drive (data) signal is transferred via this TFT to the capacitor.

After the removal of the selection signal the first TFT turns off and the voltage stored on the capacitor, constituting a gate voltage for the second TFT, is responsible for operation of the second TFT which is arranged to deliver

electrical current to the display element. The gate of the first TFT is connected to a gate line (row conductor) common to all display elements in the same row and the source of the first TFT is connected to a source line (column conductor) common to all display elements in the same column. The drain and source 5 electrodes of the second TFT are connected to the anode of the display element and a ground line which extends parallel to the source line and is common to all display elements in the same column. The other side of the capacitor is also connected to this ground line.

The active matrix structure is fabricated on a suitable transparent, 10 insulating, support, for example of glass, using thin film deposition and process technology similar to that used in the manufacture of AMLCDs.

With this arrangement, the drive current for the light-emitting diode display element is determined by a voltage applied to the gate of the second TFT. This current therefore depends strongly on the characteristics of that TFT. Variations 15 in threshold voltage, mobility and dimensions of the TFT will produce unwanted variations in the display element current, and hence its light output. Such variations in the second TFTs associated with display elements over the area of the array, or between different arrays, due, for example, to manufacturing processes, lead to non-uniformity of light outputs from the display elements.

In order to address this issue, WO 99/65012 discloses a pixel circuit in 20 which each switching circuit comprises a current mirror circuit which operates to sample and store a current drive signal, and to apply the sampled drive signal to an identical pixel drive transistor. This circuit improves the uniformity of the light output, by ensuring that the currents driving the display elements 25 are not subject to the effects of variations in the characteristics of individual transistors supplying the currents. The matching of the current sampling transistor and the pixel drive transistor is assumed as they are formed over adjacent areas of the substrate, so that variations over the area of the substrate can be ignored.

An alternative current mirror circuit in which matching of the current 30 sampling transistor and the drive transistor is not required is disclosed in WO 99/60511. In this circuit, a current mirror circuit is implemented in which the

same transistor is used to both sense and later produce the required drive current for the display element. This allows all variations in transistor characteristics to be compensated.

In both of these circuits, an input current is sampled and converted into a gate voltage, which is stored. The gate voltage stored as a result of the current sampling operation can be subject to variation as a result of TFT parasitic capacitances. This effect is known as "kick back".

Furthermore, the finite output impedance of the current providing transistor in the current mirror circuits provides a limitation.

10

According to the present invention, there is provided an active matrix electroluminescent (EL) display device comprising a matrix array of electroluminescent display elements each of which has an associated switching circuit for controlling the current through the display element in accordance with an applied drive signal, wherein the switching circuit comprises:

a drive transistor and a cascode transistor in series with an associated EL display element, the drive transistor being for driving a current through the associated EL display element;

20

a storage capacitor connected between a power supply line and the gate of the drive transistor, for storing a gate voltage for the drive transistor;

a first switch for allowing or preventing the drive current to flow through the EL display element,

25

wherein the switching circuit is operable in two modes, a first mode in which an input current is sampled by the drive transistor and the first switch is open, and a second mode in which the drive transistor drives a current corresponding to the input current through the EL display element, and the first switch is closed.

30

This configuration uses the same transistor for current sampling as for current driving, thereby avoiding the need for matched transistors. The cascode transistor increases the output impedance and ensures that no voltage fluctuations pass to the drive transistor, so that a constant current supply is maintained. Thus, the effect of kickback is minimised.

A second switch is preferably provided between the gate and drain of the drive transistor, for diode-connecting the drive transistor during the current sampling mode. This second switch may comprise an n-channel transistor and a p-channel transistor in parallel switched simultaneously, to reduce the effect of
5 charge transfer when the switch is turned off (when switching from the first to the second mode).

A third switch is preferably provided between the gate and drain of the cascode transistor, for diode connecting the cascode transistor during the current sampling mode. A second storage capacitor is also connected between the gate
10 of the cascode transistor and the power supply line for holding the cascode transistor on during the second mode.

A fourth switch is preferably provided between the drain of the cascode transistor and a current input to the switching circuit, and acts as an input switch for the input current.

15 In one version, the first switch is connected between the cascode transistor and the associated display element, and in this way one first switch is provided for each switching circuit. However, the first switch can be connected between the associated display element and a second power supply line, which is common to all display elements of the device. In this way, the first switch can
20 be shared between all display elements, thereby reducing the number of transistors in each individual pixel switching circuit.

The display elements are preferably arranged in rows and columns, and the switches of the switching circuit for a row of display elements are connected to a respective, common, row address conductor via which a selection signal for
25 operating the switches in that row is supplied, and each row address conductor is arranged to receive a selection signal in turn, whereby the rows of display elements are addressed one at a time in sequence.

30 Embodiments of active matrix electroluminescent display devices in accordance with the invention will now be described, by way of example, with reference to the accompanying drawings, in which:-

Figure 1 is a simplified schematic diagram of part an embodiment of display device according to the invention;

Figure 2 shows in simple form the equivalent circuit of a typical pixel circuit comprising a display element and its associated control circuitry in the 5 display device of Figure 1;

Figure 3 illustrates a practical realisation of the pixel circuit of Figure 2; and

Figure 4 shows a modified form of the pixel circuit.

The figures are merely schematic and have not been drawn to scale. The 10 same reference numbers are used throughout the figures to denote the same or similar parts.

Referring to Figure 1, the active matrix addressed electroluminescent display device comprises a panel having a row and column matrix array of 15 regularly-spaced pixels, denoted by the blocks 10 and comprising electroluminescent display elements together with associated switching circuits, located at the intersections between crossing sets of row (selection) and column (data) address conductors, or lines, 12 and 14. Only a few pixels are shown in the Figure for simplicity. In practice there may be several hundred rows and 20 columns of pixels. The pixels 10 are addressed via the sets of row and column address conductors by a peripheral drive circuit comprising a row, scanning, driver circuit 16 and a column, data, driver circuit 18 connected to the ends of the respective sets of conductors.

Figure 2 shows in simplified schematic form the circuit of a typical pixel 25 block 10 in accordance with the invention and is intended to illustrate the basic manner of its operation. A practical implementation of the pixel circuit of Figure 2 is illustrated in Figure 3.

The electroluminescent display element, referenced at 20, comprises an 30 organic light emitting diode, represented here as a diode element (LED) and comprising a pair of electrodes between which one or more active layers of organic electroluminescent material is sandwiched. The display elements of the array are carried together with the associated active matrix circuitry on one side

of an insulating support. Either the cathodes or the anodes of the display elements are formed of transparent conductive material. The support is of transparent material such as glass and the electrodes of the display elements 20 closest to the substrate may consist of a transparent conductive material such as 5 ITO so that light generated by the electroluminescent layer is transmitted through these electrodes and the support so as to be visible to a viewer at the other side of the support. In this particular embodiment, however, the light output is intended to be viewed from above the panel and the display element anodes comprise parts of a continuous ITO layer 22 connected to a potential source and 10 constituting a second supply line common to all display elements in the array and held at a fixed reference potential. The cathodes of the display elements comprise a metal having a low work-function such as calcium or a magnesium : silver alloy. Typically, the thickness of the organic electroluminescent material layer is between 100 nm and 200nm. Typical examples of suitable organic 15 electroluminescent materials which can be used for the elements 20 are described in EP-A-0 717446 to which reference is invited for further information and whose disclosure in this respect is incorporated herein. Electroluminescent materials such as conjugated polymer materials described in WO96/36959 can also be used.

20 Each display element 20 has an associated switch circuit which is connected to the row and column conductors 12 and 14 adjacent the display element and which is arranged to operate the display element in accordance with an applied analogue drive (data) signal level that determines the element's drive current, and hence light output (grey-scale). The display data signals are 25 provided by the column driver circuit 18 which acts as a current sink. A suitably processed video signal is supplied to this circuit which samples the video signal and applies a current constituting a data signal related to the video information to each of the column conductors in a manner appropriate to row at a time addressing of the array with the operations of the column driver circuit and the 30 scanning row driver circuit being synchronised.

Referring to Figure 2, the switch circuit comprises a drive transistor 30, more particularly a p - channel FET, whose first current - carrying (source)

terminal is connected to a supply line 31 and whose second current - carrying (drain) terminal is connected, to a first current -carrying terminal (source) of a cascode transistor 32. The second current-carrying terminal (drain) of the cascode transistor 32 is connected, via a switch 33, to the anode of the display 5 element 20. The anode of the display element is connected to a second supply line 34, which in effect is constituted by the continuous electrode layer held at a fixed reference potential.

The gate of the drive transistor 30 is connected to the supply line 31, and hence the source electrode, via a storage capacitance 38 which may be a 10 separately formed capacitor or the intrinsic gate - source capacitance of the transistor. The gate of the drive transistor 30 is also connected via a switch 39 to its drain terminal.

The gate of the cascode transistor 32 is also connected to the supply line 15 31 via a storage capacitance 40, and the gate of the cascode transistor 32 is also connected via a switch 41 to its drain terminal.

The transistor circuit operates in the manner of a single transistor current mirror with the same transistor performing both current sampling and current output functions and with the display element 20 acting as the load. The output of the switching circuit defines a cascode current mirror circuit.

20 An input to this current mirror circuit is provided by an input line 42 which connects to a node 44 between the cascode transistor 32 and the switch 33, via a further switch 46 which controls the application of an input signal to the node.

Operation of the circuit takes place in two phases. In a first, sampling, 25 phase, corresponding in time to an addressing period, an input signal for determining a required output from the display element is drained from the circuit and a consequential gate - source voltage on the drive transistor 30 is sampled and stored in the capacitance 38. In a subsequent, output, phase the drive transistor 30 operates to draw current through the display element 20 according to the level of the stored voltage so as to produce the required output from the 30 display element, as determined by the input signal, which output is maintained for example until the display element is next addressed in a subsequent, new, sampling phase. During both phases it is assumed that the supply lines 31 and

34 are at appropriate, pre-set, potential levels, V1 and V2. In this configuration, the supply line 31 will normally be at a positive potential (V1) and the supply line 34 will be at ground (V2).

During the sampling phase, the switches 39, 41 and 46 are closed, which 5 diode - connects the drive transistor 30 and the cascode transistor 32, and couples the input 42 to the node 44. The switch 33 is open, which isolates the display element load. An input signal, corresponding to the required display element current and denoted here as l_{in} , is driven through the drive transistor 30 and the cascode transistor 32 from an external source, e.g. the column driver 10 circuit 18 in Figure 1, via the input line 42, the closed switch 46 and the input terminal 44. Because the drive transistor 30 is diode - connected by virtue of the closed switch 39, the voltage across the capacitance 38 at the steady state condition will be the gate - source voltage that is required to drive a current l_{in} through the channel of the drive transistor 30. Having allowed sufficient time for 15 this current to stabilise, the sampling phase is terminated upon the opening of the switches 39,41 and 46, isolating the input terminal 44 from the input line 42 and isolating the capacitances 38 and 40 so that the gate - source voltage, for the drive transistor determined in accordance with the input signal l_{in} , is stored in the capacitance 38. Similarly, the gate voltage for the cascode transistor 32 is 20 stored on the isolated capacitance 40 to keep the cascode transistor turned on and able to pass the source-drain current of the drive transistor 30.

The output phase then begins upon the closing of the switch 33, thus connecting the display element anode to the drain of the cascode transistor 32. The drive transistor 30 then operates as a current source and a current 25 approximately equal to l_{in} is drawn through the cascode transistor 32 and the display element 20.

The cascode operation essentially holds the source-drain voltage across the drive transistor 30 substantially constant (because the gate of the cascode transistor is held constant by the capacitor 40), and in this way the circuit has 30 minimal kickback, as well as high output impedance achieved by the cascade transistor.

Because the same transistor is used to sample I_{in} during the sampling phase and to generate the current during the output phase, the display element current is not dependent on the threshold voltage or the mobility of the transistor 30.

5 Figure 3 shows a practical embodiment of the pixel circuit of Figure 2 used in the display device of Figure 1. In this, the switches 33, 41 and 46 are each constituted by transistors and these switching transistors, together with the drive transistor 30 and the cascode transistor 32, are all formed as thin film field effect transistors, TFTs. The input line 42, and the corresponding input lines of
10 all pixel circuits in the same column, are connected to a column address conductor 14 and through this to the column driver circuit 18.

The gates of the transistors 33, 41 and 46, and likewise the gates of the corresponding transistors in pixel circuits in the same row, are all connected to the same row address conductor 12. The transistors 41 and 46 comprise n -
15 channel devices and are turned on (closed) by means of a selection (scan) signal in the form of a voltage pulse applied to the row address conductor 12 by the row driver circuit 16. The transistor 33 is of opposite conductivity type, comprising a p - channel device, and operates in complementary fashion to the transistors 41 and 46 so that it turns off (opens) when the transistors 41 and 46
20 are closed in response to a selection signal on the conductor 12, and vice versa.

As shown in Figure 2, the switch 39 is implemented as two transistors in parallel. The first 39a is an n-channel device which is also turned on by the voltage pulse applied to the row address conductor 12, so that during the sampling phase, the switch is closed to diode-connect the drive transistor 30. A
25 second transistor 39b is a p-channel device and is turned on or off by an external control signal applied to terminal 50. This additional transistor is provided to prevent kickback onto the storage capacitor 38 via the addressing voltages.

The transistors 39a and 39b are turned on and off at the same time. If these n and p type transistors are sized correctly then their parasitic
30 capacitances will be equal (namely the capacitance between the gate of each transistor and the storage capacitor). This has the effect of cancelling kickback from the two transistors.

The supply line 34 extends as an electrode parallel to the row conductor 12 and is shared by all pixel circuits in the same row. The supply lines 34 of all rows can be connected together at their ends. The supply lines may instead extend in the column direction with each lines then being shared by the display elements in a respective column. Alternatively, supply lines may be provided extending in both the row and column directions and interconnected to form a grid structure.

The array is driven a row at a time in turn with a selection signal being applied to each row conductor 12 in sequence. The duration of the selection signal determines a row address period, corresponding to the period of the sampling phase. In synchronisation with the selection signals, appropriate input current drive signals, constituting data signals, are applied to the column conductors 14 by the column driver circuit 18 as required for a row at a time addressing so as to set all the display elements in a selected row to their required drive level simultaneously in a row address period with a respective input signals determining the required display outputs from the display elements. Following addressing of a row in this way, the next row of display elements is addressed in like manner. After all rows of display elements have been addressed in a field period the address sequence is repeated in subsequent field periods with the drive current for a given display element, and hence the output, being set in the respective row address period and maintained for a field period until the row of display elements concerned is next addressed.

The matrix structure of the array, comprising the TFTs, the sets of address lines, the storage capacitors (if provided as discrete components), the display element electrodes and their interconnections, is formed using standard thin film processing technology similar to that used in active matrix LCDs which basically involves the deposition and patterning of various thin film layers of conductive, insulating and semiconductive materials on the surface of an insulating support such as glass or plastics material by CVD deposition and photolithographic patterning techniques. An example of such is described in EP-A-0717446. The TFTs may comprise amorphous silicon or polycrystalline silicon TFTs. The organic electroluminescent material layer of the display elements

may be formed by vapour deposition or by another suitable known technique, such as spin coating.

Figure 4 illustrates an alternative, modified, form of pixel circuit which reduces the number of transistors required in each pixel.

5 In this circuit, the transistor 33 is removed and the input terminal 44 is connected directly to the display element 20. The cathode of the display element is instead coupled through a transistor 50 to the supply line 34 (for example earth). A single transistor 50 is provided for the entire display.

10 As with the previous circuit there are two phases, sampling and output, in the operation of the current mirror. However, all pixels in the display will be subjected to the sampling phase before the cathode is connected to earth. For example, addressing will occur over 2/3 of a field period with the cathode disconnected, then the cathode is connected, with no further addressing, and the display is lit for the remaining 1/3 of the field period. This will require an 15 increased output intensity, as the address period is reduced, but this approach has the advantage of reducing the sample and hold effect. When an image is held static for the full field period, moving images can appear blurred, and this is known as the sample and hold effect.

20 The increased output impedance will be particularly beneficial for so-called "upward emission" LED devices, in which a transparent cathode is provided. This will be a resistive contact, and the increased output impedance of the cascode current source enables more accurate current drive.

25 It will be appreciated that although the pixel circuits described above are based on a p-channel drive transistor 30 and cascode transistor 32, the same modes of operation are possible if the polarity of these transistors is reversed, the display element polarity is reversed, and the polarity of the pulses applied to the supply lines and row conductors are reversed. Where n-type transistors are used (39a, 41, 46), these would become p-type.

30 There may be technological reasons for preferring one or other orientation of the diode display elements so that a display device using p-channel transistors as shown may be desirable. For example, the material required for the cathode of a display element using organic electroluminescent material would normally

have a low work function and typically would comprise a magnesium-based alloy or calcium. Such materials tend to be difficult to pattern photolithographically and hence a continuous layer of such material common to all display elements in the array may be preferred.

5 It is envisaged that instead of using thin film technology to form the TFTs and capacitors on an insulating substrate, the active matrix circuitry could be fabricated using IC technology on a semiconductor, for example, silicon, substrate. The upper electrodes of the LED display elements provided on this substrate would then be formed of transparent conductive material, e.g. ITO, with
10 the light output of the elements being viewed through these upper electrodes. These are the "upward emission" LEDs mentioned above.

It is envisaged also that the switches in the circuit need not comprise transistors but may comprise other types of switches, for example, micro-relays, micro-switches or transmission gate switches.

15 Although the above embodiments have been described with reference to organic electroluminescent display elements in particular, it will be appreciated that other kinds of electroluminescent display elements comprising electroluminescent material through which current is passed to generate light output may be used instead.

20 The display device may be a monochrome or multi-colour display device. It will be appreciated that a colour display device may be provided by using different light colour emitting display elements in the array. The different colour emitting display elements may typically be provided in a regular, repeating pattern of, for example, red, green and blue colour light emitting display elements.

25 From reading the present disclosure, other modifications will be apparent to persons skilled in the art. Such modifications may involve other features which are already known in the field of matrix electroluminescent displays and component parts thereof and which may be used instead of or in addition to
30 features already described herein.

CLAIMS

1. An active matrix electroluminescent (EL) display device comprising
5 a matrix array of electroluminescent display elements each of which has an
associated switching circuit for controlling the current through the display
element in accordance with an applied drive signal, wherein the switching circuit
comprises:

10 a drive transistor and a cascode transistor in series with an associated EL
display element, the drive transistor being for driving a current through the
associated EL display element;

15 a storage capacitor connected between a power supply line and the gate
of the drive transistor, for storing a gate voltage for the drive transistor;

20 a first switch for allowing or preventing the drive current to flow through
the EL display element,

25 wherein the switching circuit is operable in two modes, a first mode in
which an input current is sampled by the drive transistor and the first switch is
open, and a second mode in which the drive transistor drives a current
corresponding to the input current through the EL display element, and the first
switch is closed.

2. A device as claimed in claim 1, further comprising a second switch
between the gate and drain of the drive transistor.

25 3. A device as claimed in claim 2, wherein the second switch
comprises an n-channel transistor and a p-channel transistor in parallel.

4. A device as claimed in any preceding claim, further comprising a
third switch between the gate and drain of the cascode transistor.

5. A device as claimed in any preceding claim, further comprising a second storage capacitor connected between the gate of the cascode transistor and the power supply line.

5 6. A device as claimed in any preceding claim, further comprising a fourth switch between the drain of the cascode transistor and a current input to the switching circuit.

10 7. A device as claimed in any preceding claim, wherein the first switch is connected between the cascode transistor and the associated display element.

15 8. A device as claimed in any one of claims 1 to 6, wherein the first switch is connected between the associated display element and a second power supply line, which is common to all display elements of the device.

20 9. A device as claimed in any preceding claim, wherein the display elements are arranged in rows and columns, and said switch or switches of the switching circuit for a row of display elements are connected to a respective, common, row address conductor via which a selection signal for operating the switches in that row is supplied, and each row address conductor is arranged to receive a selection signal in turn, whereby the rows of display elements are addressed one at a time in sequence.

25 10. A device as claimed in claim 9, wherein the drive signals for the display elements in a column are supplied via a respective column address conductor common to the display elements in the column, the input current being supplied to or drained from the column address conductor.

30 11. A device according to any preceding claim, wherein the drive transistor, the cascode transistor and the switch or switches comprise thin film transistors carried on an insulating substrate.

1/3




FIG. 1

2/3




FIG. 2




FIG. 3

3/3




FIG. 4

INTERNATIONAL SEARCH REPORT

PCT/IB 03/00524

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 G09G3/32

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 7 G09G

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	WO 99 65012 A (KONINKL PHILIPS ELECTRONICS NV ;PHILIPS SVENSKA AB (SE)) 16 December 1999 (1999-12-16) abstract the whole document ---	1-11
A	EP 1 130 565 A (SONY CORP) 5 September 2001 (2001-09-05) abstract page 12, paragraph 78 -page 13, paragraph 82; figure 12 ---	1-11
A	EP 1 170 718 A (SEIKO EPSON CORP) 9 January 2002 (2002-01-09) abstract the whole document ---	1 -/-

Further documents are listed in the continuation of box C.

Patent family members are listed in annex.

* Special categories of cited documents:

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the International filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the International filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- *&* document member of the same patent family

Date of the actual completion of the International search

13 June 2003

Date of mailing of the International search report

24/06/2003

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Wolff, L

INTERNATIONAL SEARCH REPORT

PCT/IB 03/00524

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
P, A	US 2002/084463 A1 (SCHLIG EUGENE S ET AL) 4 July 2002 (2002-07-04) abstract page 4, paragraph 58; figure 6 -----	1

INTERNATIONAL SEARCH REPORT

PCT/IB 03/00524

Patent document cited in search report	Publication date		Patent family member(s)	Publication date
WO 9965012	A 16-12-1999	EP WO JP US US	1034529 A2 9965012 A2 2002518691 T 2002126073 A1 6359605 B1	13-09-2000 16-12-1999 25-06-2002 12-09-2002 19-03-2002
EP 1130565	A 05-09-2001	EP WO	1130565 A1 0106484 A1	05-09-2001 25-01-2001
EP 1170718	A 09-01-2002	CN EP WO US	1388951 T 1170718 A1 0205254 A1 2002033718 A1	01-01-2003 09-01-2002 17-01-2002 21-03-2002
US 2002084463	A1 04-07-2002	WO	02054373 A2	11-07-2002